A Novel Buck Converter with Dual Loops Control Mechanism | |
---|---|
學年 | 110 |
學期 | 2 |
出版(發表)日期 | 2022-04-13 |
作品名稱 | A Novel Buck Converter with Dual Loops Control Mechanism |
作品名稱(其他語言) | |
著者 | Hsiao-Hsing Chou; Wen-Hao Luo; Hsin-Liang Chen; San-Fu Wang |
單位 | |
出版者 | |
著錄名稱、卷期、頁數 | Electronics , 11(8) |
摘要 | This paper presents a novel buck converter with dual-loop control technology, which does not need to detect the inductor current directly. The structure of the control loops is easy to implement, one loop controls the output voltage, and the other controls the switching frequency. With the dual loops control mechanism, the output voltage and switching frequency can be accurately controlled only by measuring the output and input voltage, without sensing the inductor current. The buck converter can generate an output voltage of 1.0–2.5 V when the input voltage and load current are 3.0–3.6 V and 100–500 mA, respectively. The design was verified by SIMPLIS. The simulation results show that the switching frequency variation is less than 1% at the output voltage of 1.0–2.5 V. The recovery time is less than 1.5 μs during the load change. The circuit can be fabricated by using the TSMC 0.35μm 2P4M CMOS processes. The control scheme, theoretical analysis and circuit implementation are presented in this paper. |
關鍵字 | adaptive on time (AOT); peak current mode (PCM); current mode control (CMC); voltage mode control (VMC); average current mode (ACM); constant on time (COT) |
語言 | zh_TW |
ISSN | 2079-9292 |
期刊性質 | 國內 |
收錄於 | SCI Scopus |
產學合作 | |
通訊作者 | |
審稿制度 | 是 |
國別 | TWN |
公開徵稿 | |
出版型式 | ,電子版 |
相關連結 |
機構典藏連結 ( http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/126204 ) |
SDGS | 優質教育 |