教師資料查詢 | 類別: 會議論文 | 教師: 鄭國興 CHENG KUO-HSING (瀏覽個人網頁)

標題:A novel all digital phase locked loop (ADPLL) with ultra fast locked time and high oscillation frequency
學年
學期
發表日期2001/09/12
作品名稱A novel all digital phase locked loop (ADPLL) with ultra fast locked time and high oscillation frequency
作品名稱(其他語言)
著者鄭國興; Cheng, Kuo-hsing; Chen, Yu-jung
作品所屬單位淡江大學電機工程學系
出版者Institute of Electrical and Electronics Engineers (IEEE)
會議名稱ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International
會議地點Arlington, VA, USA
摘要In this paper a new architecture for all digital phase locked loop (ADPLL) is proposed The new architecture is based on the ADPLL architecture proposed by Motorola in 1995 but modified in some block A new binary search decision scheme was used to accelerate the frequency acquisition process. It can reduce the chip area and increase the operating frequency. In this design, a 14-bit control word is used to control the digital control oscillator. The new type ADPLL has been designed and implemented by TSMC's 0-35 μ IP4M CMOS process for 3.3V applications. The phase lock process takes 20-reference cycle, and the maximum frequency of the proposed ADPLL is about 820MHz.
關鍵字
語言英文
收錄於
會議性質國際
校內研討會地點
研討會時間20010912~20010915
通訊作者
國別美國
公開徵稿
出版型式
出處ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International, pp.139-143
相關連結
SDGs
Google+ 推薦功能,讓全世界都能看到您的推薦!