Low-cost and high-speed hardware implementation of contrast-preserving image dynamic range compression for full-HD video enhancement
學年 104
學期 1
出版（發表）日期 2015-08-01
作品名稱 Low-cost and high-speed hardware implementation of contrast-preserving image dynamic range compression for full-HD video enhancement
作品名稱（其他語言）
著者 Li, Shih-An; Tsai, Chi-Yi
單位
出版者
著錄名稱、卷期、頁數 Image Processing 9(8), pp.605-614
摘要 This study presents a cost-efficient and high-performance field programmable gate array (FPGA)-based hardware implementation of a contrast-preserving image dynamic range compression algorithm, which is an important function used in modern digital video cameras and displays to improve visual quality of standard dynamic range colour images (8 bits/channel). To achieve this purpose, a hardware-friendly approximation to an existing fast dynamic range compression with local contrast preservation (FDRCLCP) algorithm is proposed. The computation of the proposed approximated FDRCLCP algorithm requires only fixed-point unsigned binary addition, multiplication, and bit-shifting. Moreover, the proposed hardware implementation uses a line buffer instead of a frame buffer to process whole image data. These advantages significantly improve throughput performance and reduce memory requirement of the system. The FPGA implementation of the proposed algorithm requires only about 98 K bits on-chip memory and achieves about 170.24 MHz operating frequency by using an Altera Cyclone II device. This is a large improvement compared with the existing results as it is quick enough to process full high-definition videos (1920 × 1080 pixels) at least 80 frames per second using a low-cost FPGA device.
關鍵字 approximation theory; data compression; field programmable gate arrays; image colour analysis; image enhancement; video coding
語言 en
ISSN 1751-9659
期刊性質 國外
收錄於 SCI EI
產學合作
通訊作者
審稿制度 否
國別 GBR
公開徵稿
出版型式 ,電子版,紙本
相關連結

機構典藏連結 ( http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/104567 )

SDGS 優質教育,尊嚴就業與經濟發展,產業創新與基礎設施