教師資料查詢 | 類別: 期刊論文 | 教師: 詹益光 Yih-guang Jan (瀏覽個人網頁)

標題:The Hardware Design for a Genetic Algorithm Accelerator for Packet Scheduling Problems
學年
學期
出版(發表)日期2008/06/01
作品名稱The Hardware Design for a Genetic Algorithm Accelerator for Packet Scheduling Problems
作品名稱(其他語言)
著者李揚漢; Lee, Yang-han; 詹益光; Jan, Yih-guang; 曾憲威; Tseng, Hsien-wei; 周允仕; Chou, Yun-hsih; Chuang, Ming-hsueh; Sheu, Shiann-tsong; 莊岳儒; Chuang, Yue-ru; Shen, Jei-jung; Fan, Chun-chieh
單位淡江大學電機工程學系
出版者臺北縣淡江大學
著錄名稱、卷期、頁數淡江理工學刊=Tamkang journal of science and engineering 11(2)頁165-174
摘要In the basic genetic algorithm and its variations, they usually process the calculations in a sequential way so that the waiting time for every generation member awaited to be processed increases dramatically when the generation evolution continues. Consequently the algorithm converging rate becomes a serious problem when we try to apply the genetic algorithm in real time system operations such as in the packet scheduling and channels assignment in the fiber optic networks.We first propose in this paper a genetic algorithm accelerator which has the capability not only to accelerate the algorithm convergent rate but also to have its solution to reach the problem's optimum solution. Then we develop hardware blocks such as the blocks of Base Generator, Operation Selector, Delta Calculator, Duplicate Priority Encoder, Abort Priority Encoder and Next Generator, etc. to realize this proposed generic algorithm accelerator. Due to these hardware blocks realizations it will enhance the speed of the algorithm converging rate and make certain its convergent solution reaches the problem's optimum solution.
關鍵字
語言英文
ISSN1560-6686
期刊性質國內
收錄於EI;
產學合作
通訊作者
審稿制度
國別中華民國
公開徵稿
出版型式,電子版
相關連結
SDGs
Google+ 推薦功能,讓全世界都能看到您的推薦!