教師資料查詢 | 類別: 期刊論文 | 教師: 江正雄CHIANG JEN-SHIUN (瀏覽個人網頁)

標題:An Efficient VLSI Architecture for Rivest-Shamir-Adleman Public-key Cryptosystem
學年93
學期1
出版(發表)日期2004/12/01
作品名稱An Efficient VLSI Architecture for Rivest-Shamir-Adleman Public-key Cryptosystem
作品名稱(其他語言)
著者江正雄; Chiang, Jen-shiun; 簡丞志; Chien, Cheng-chih; Chen, Jian-kao; 周信國; Chou, Hsin-guo
單位淡江大學電機工程學系
出版者臺北縣:淡江大學
著錄名稱、卷期、頁數淡江理工學刊=Tamkang journal of science and engineering 7(4),頁241-250
摘要In this paper, a new efficient VLSI architecture to compute modular exponentiation and modular multiplication for Rivest-Shamir-Adleman (RSA) public-key cryptosystem is proposed. We modify the conventional H-algorithm to find the modular exponentiation. By this modified H-algorithm, the modular multiplication steps for n-bit numbers are reduced by 5n/18 times. For the modular multiplication a modified L-algorithm (LSB first) is used. In the architecture of the modified modular multiplication the iteration times are only half of Montgomery's algorithm and the H-algorithm. The proposed architecture for the RSA public-key crypto-system has a data rate of 146 kb/s for 512-b words with a 200-MHz clock rate.
關鍵字Data Security;H-algorithm;L-algorithm;Modular Exponentiation;Modular Multiplication;Montgomery's Algorithm;Public-key Cryptosystem;RSA;VLSI
語言英文
ISSN1560-6686
期刊性質國內
收錄於
產學合作
通訊作者
審稿制度
國別中華民國
公開徵稿
出版型式,電子版
相關連結
SDGs
  • 永續城市與社區,負責任的消費與生產,夥伴關係,優質教育,尊嚴就業與經濟發展,產業創新與基礎設施
Google+ 推薦功能,讓全世界都能看到您的推薦!