A High Speed Radix-4 Carry Free Division Architecture
學年 89
學期 1
發表日期 2000-08-16
作品名稱 A High Speed Radix-4 Carry Free Division Architecture
作品名稱（其他語言）
著者 Chiang, Jen-Shiun; Tsai, Min-Shiou; Chiu, Yi-Fang
作品所屬單位 淡江大學電機工程學系
出版者
會議名稱 第十一屆超大型積體電路設計暨計算機輔助設計技術研討會=The 11th VLSI Design/CAD Symposium
會議地點 屏東縣, 臺灣
摘要 A novel floating-point division architecture with IEEE 754-1985 standard is proposed in this paper. This architecture is based on New Svoboda-Tung division algorithm and radix-4 MROR signed digit number system.The binary number to radix-4 MROR signed number conversion and prescaling of this divider are implemented together by a very simple scheme and they take very few cycle times. A new MROR signed digit adder with carry free characteristic is proposed for addition and subtraction, and this adder can improve the cycle time significantly. Based on this scheme, a 32-b/32-b divider is designed in Verilog HDL; the simulation result shows that this architecture is feasible to a real divider.
關鍵字 浮點分割;Svoboda-Tung分割;標注數位碼系統;Floating-Point Division;Svoboda-Tung Division;Signed Digit Number System
語言 en
收錄於
會議性質 國內
校內研討會地點
研討會時間 20000816~20000819
通訊作者
國別 TWN
公開徵稿 Y
出版型式 紙本
出處 第十一屆超大型積體電路設計暨計算機輔助設計技術研討會技術論文集=Proceedings of the 11th VLSI Design/CAD Symposium，頁175-178
相關連結

機構典藏連結 ( http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/96032 )

機構典藏連結