| A Novel Architecture for High-Speed Viterbi Decoder | |
|---|---|
| 學年 | 95 |
| 學期 | 1 |
| 出版（發表）日期 | 2006-12-01 |
| 作品名稱 | A Novel Architecture for High-Speed Viterbi Decoder |
| 作品名稱（其他語言） | |
| 著者 | 李揚漢; Lee, Yang-han; 詹益光; Jan, Yih-guang; Tseng, Hsien-wei; Chuang, Ming-hsueh; Peng, Chiung-hsuan; 李維聰; Lee, Wei-tsong; Chen, Chih-tsung |
| 單位 | 淡江大學電機工程學系 |
| 出版者 | 淡江大學 |
| 著錄名稱、卷期、頁數 | 淡江理工學刊=Tamkang journal of science and engineering 9(4), pp.343-352 |
| 摘要 | In this paper we present a high-speed and low-complexity Viterbi decoder architecture. The Add-Compare-Select Unit (ACSU) is an indispensable unit in the Viterbi decoder. The processing speed in the conventional architecture of Viterbi decoder is limited due to the large amounts of calculations executed in the ACSU. Meanwhile in the hardware implementation of the ACSU it also encounters a great extent of wires connecting complexities. We propose to create the Cyclic-Shift Register Unit (CSRU) and the Pseudo-Correlator Unit (PCU) in the ACSU so that ultimately it not only reduces its hardware connecting complexities in the unit but also improves the overall processing speed in the Viterbi decoder. We make analysis and comparison in the hardware complexities and processing speed between our proposed and conventional architectures in the Viterbi decoder. |
| 關鍵字 | Viterbi Decoder;Add-Compare-Select Unit ACSU;Cyclic-Shift Register Unit CSRU;Pseudo-Correlator Unit PCU |
| 語言 | en_US |
| ISSN | 1560-6686 |
| 期刊性質 | 國內 |
| 收錄於 | EI |
| 產學合作 | |
| 通訊作者 | |
| 審稿制度 | 否 |
| 國別 | TWN |
| 公開徵稿 | |
| 出版型式 | ,紙本 |
| 相關連結 |
機構典藏連結 ( http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/46127 ) |
GoogleAnalytics