A Programmable Multiple Frequencies Clock Generator with Process and Temperature Compensation Circuit for System on Chip Design
學年 111
學期 1
出版（發表）日期 2022-09-01
作品名稱 A Programmable Multiple Frequencies Clock Generator with Process and Temperature Compensation Circuit for System on Chip Design
作品名稱（其他語言）
著者 Wei-Bin Yang; Kuo-Ning Chang; Lu-Chun Yeh
單位
出版者
著錄名稱、卷期、頁數 IEEE Systems Journal 16(3), p. 4222-4231
摘要 This article presents a programmable multiple frequencies clock generator with a process and temperature compensation circuit design. The proposed clock generator can achieve a stable and wide frequency range output for a single input frequency by using digital control codes as well as process and temperature compensation mechanisms. In our approach, the first step is to adjust the duty-cycle of the input clock by using a digitally controlled pulsewidth modulator (DCPWM) to generate an output clock signal with a duty-cycle of 20% to 80%. Second, the various duty-cycle clock outputs of the DCPWM are integrated by the duty-cycle-to-voltage converter to generate analog voltage signals to control the succeeding voltage-controlled ring oscillator (VCO). Through the use of various control voltages, different VCO output frequencies are generated. Finally, by using the process and temperature compensation circuit, the proposed clock generator can provide a stable and wide frequency range. The proposed chip is fabricated in a 180-nm CMOS process and has an output frequency range of 35–138 MHz at a supply voltage of 0.9 V. At 120 MHz, the power dissipation and rms jitter are 224.3 μW and 7.84 ps, respectively. The active area of the chip is 0.62 mm × 0.76 mm.
關鍵字 Digitally controlled pulsewidth modulator (DCPWM);duty-cycle-to-voltage converter (DCVC);process and temperature compensation;programmable multiple frequencies clock generator;voltage-controlled ring oscillator (VCO)
語言 en_US
ISSN 1937-9234
期刊性質 國外
收錄於 SCI EI
產學合作
通訊作者 Wei-Bin Yang
審稿制度 是
國別 USA
公開徵稿
出版型式 ,電子版
相關連結

機構典藏連結 ( http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/123309 )

SDGS 消除貧窮,優質教育,產業創新與基礎設施