教師資料查詢 | 類別: 期刊論文 | 教師: 李世安 Shih-An, Li (瀏覽個人網頁)

標題:FPGA-based hardware design for scale-invariant feature transform
學年107
學期1
出版(發表)日期2018/08/03
作品名稱FPGA-based hardware design for scale-invariant feature transform
作品名稱(其他語言)
著者SHIH-AN LI; WEI-YEN WANG; CHEN-CHIEN JAMES HSU; CHENG-KAI LU
單位
出版者
著錄名稱、卷期、頁數IEEE Access 6, p.43850-43864
摘要This paper proposes a novel hardware design method of scale-invariant feature transform (SIFT) algorithm for implementation on field-programmable gate array (FPGA). To reduce the computing costs, Gaussian kernels are calculated offline for use in Gaussian filters. To eliminate low-contrast points, the inverse of a Hessian matrix is required for hardware implementation, which results in poor performance because dividers are needed. To solve this problem, this paper presents a new mathematical derivation model to implement the low-contrast detection, avoiding the use of any dividers. For the implementation of the normalization module, a large number of dividers are required by traditional methods, which adversely affects the computational efficiency. This paper presents a new architecture using only one divider to implement the normalization function in hardware. Thanks to the parallel processing architecture proposed to design the image pyramid, SIFT detection, and SIFT descriptor, the computational efficiency of the SIFT algorithm is significantly improved. As a result of the proposed design method, the requirement of logic elements in the FPGA hardware is greatly reduced and system frequency is significantly increased. Experimental results show that the proposed hardware architecture outperforms existing techniques in terms of resource usage and computational efficiency for real-time image processing.
關鍵字Hardware;Computer architecture;Field programmable gate arrays;Feature extraction;Computational efficiency;Real-time systems;Transforms
語言英文(美國)
ISSN2169-3536
期刊性質國外
收錄於SCI;ESCI;
產學合作
通訊作者
審稿制度
國別美國
公開徵稿
出版型式,電子版
相關連結
Google+ 推薦功能,讓全世界都能看到您的推薦!