教師資料查詢 | 類別: 期刊論文 | 教師: 江正雄 CHIANG JEN-SHIUN (瀏覽個人網頁)

標題:The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock
學年87
學期2
出版(發表)日期1999/07/01
作品名稱The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock
作品名稱(其他語言)
著者江正雄; Chiang, Jen-shiun; Chen, Kuang-yuan
單位淡江大學電機工程學系
出版者New York: Institute of Electrical and Electronics Engineers (IEEE)
著錄名稱、卷期、頁數IEEE Transactions on Circuits and Systems Part 2: Analog and Digital Signal Processing 46(7), pp.945-950
摘要The cores of the all-digital phase-locked loop (ADPLL) are the switch-tuning digital control oscillator (DCO) and the architecture. In this brief, we propose a DCO with reduced hardware cost, and architecture with characteristics of fast frequency locking, full digitization, easy design and implementation, and good stability. It is suitable to be used as the clock generator for high-performance microprocessors. The prototype of a 3.3-V ADPLL chip has been designed by TSMC’s 0.6-m SPDM CMOS process. The simulation shows that this ADPLL can operate in the range between 60 and 400 MHz, and at four times the reference clock frequency. The phase-lock process takes 47 clock cycles, and the phase error is less than 0.1 ns.
關鍵字
語言英文
ISSN1057-7130
期刊性質國外
收錄於SCI;EI
產學合作
通訊作者
審稿制度
國別美國
公開徵稿
出版型式電子版
相關連結
Google+ 推薦功能,讓全世界都能看到您的推薦!