A 1.2V Low-Power TSPC Complementary Pass-Transistor Logic
學年 86
學期 1
發表日期 1997-08-21
作品名稱 A 1.2V Low-Power TSPC Complementary Pass-Transistor Logic
作品名稱（其他語言）
著者 Cheng, Kuo-Hsing; Chen, Jian-Hung
作品所屬單位 淡江大學電機工程學系
出版者
會議名稱 第八屆超大型積體電路設計暨計算機輔助設計技術研討會=The 8th VLSI Design/CAD Symposium
會議地點 南投縣, 臺灣
摘要 This paper describes a new low-voltage low-power TSPC complementary pass-transistor logic circuit for 1.2V applications. The proposed logic circuits are implemented with only NMOS differential pass- transistor logic network and controlled by true-single-phase clock signal to form the pipelined structures. Due to the limited voltage swing and current-sensing scheme, the proposed TSPC logic circuits have certain advantages in both operation speed and power dissipation. Moreover, it can be designed and fabricated without changing the conventional 5V, 0.6μm CMOS process. Based upon the HSPICE simulation results the differential-input TSPC structure reach a 185MHz operation frequency in a adder circuit for 1.2V supply voltage.
關鍵字 互補式被動電晶體邏輯;真實單相時序;低功率;緩衝器;電路模擬;Complementary Pass-Transistor Logic;True-Single-Phase Clock;Low Power;Buffer;Circuit Simulation
語言 en
收錄於
會議性質 國內
校內研討會地點
研討會時間 19970821~19970823
通訊作者
國別 TWN
公開徵稿 Y
出版型式 紙本
出處 第八屆超大型積體電路設計暨計算機輔助設計技術研討會論文集(VLSICAD)=Proceedings of the 8th VLSI Design/CAD Symposium，頁357-360
相關連結

機構典藏連結 ( http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/96024 )

機構典藏連結