A Novel Loop Filter Design for Phase-Locked Loops
學年 95
學期 1
發表日期 2006-10-08
作品名稱 A Novel Loop Filter Design for Phase-Locked Loops
作品名稱(其他語言)
著者 周永山; Chou, Yung-shan; Mao, W. L.; Chen, Y. C.; Chang, F. R.
作品所屬單位 淡江大學電機工程學系
出版者 Institute of Electrical and Electronics Engineers (IEEE)
會議名稱 Systems, Man and Cybernetics, 2006. SMC '06. IEEE International Conference on
會議地點 Taipei, Taiwan
摘要 A new loop filter design method for phase locked loops (PLLs) is presented, which employs multi-objective control technique to deal with the various design objectives: small noise bandwidth, good transient response (small settling time, small overshoot), and large gain and phase margins. Trade-off among the conflicting objectives is made via recently developed convex optimization skill in conjunction with appropriate adjustment of certain design parameters. One salient feature of the proposed method is that it allows one to specify the filter poles in advance, including the special case of PI form filter. Moreover, the proposed method is applicable to PLL of any order. Numerical simulation on nonlinear PLL model is performed which demonstrates the effectiveness of the proposed method.
關鍵字
語言 en
收錄於
會議性質 國際
校內研討會地點
研討會時間 20061008~20061011
通訊作者
國別
公開徵稿
出版型式
出處 Systems, Man and Cybernetics, 2006. SMC '06. IEEE International Conference on (Volume:4 ), pp.2932-2938
相關連結

機構典藏連結 ( http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/38671 )

機構典藏連結