關鍵字查詢 | 類別:會議論文 | | 關鍵字:Analysis and Design of High Performance

[第一頁][上頁]1[次頁][最末頁]目前在第 1 頁 / 共有 01 筆查詢結果
序號 學年期 教師動態
1 95/1 電機系 楊維斌 副教授 會議論文 發佈 Analysis and Design of High Performance, Low Power Multiple Ports , [95-1] :Analysis and Design of High Performance, Low Power Multiple Ports會議論文Analysis and Design of High Performance, Low Power Multiple PortsJau, Ting-sheng; Yang, Wei-bin; Chang, Chung-yu淡江大學電機工程學系DSP;RISC processor;differential-End structure;register file;single-End structureIEEE2006 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2006), pp.1453 - 1456This paper talks about how to analyze and design high performance low power multiple-ports register file circuitry, which is mostly used on mu-P and DSP chip. Firstly, in this paper, we discuss basic concept of register files. Secondly we introduce the different types of register file architecture. Then we analyze and compare design trade-offs among those approaches. With that, we decide the suitable register file circuitry for our application. Then, we start to analyze the low power design style for each block. Finally, we achieve design goal of low power and high performance register file circuit compare to some other designs. I
[第一頁][上頁]1[次頁][最末頁]目前在第 1 頁 / 共有 01 筆查詢結果