關鍵字查詢 | 類別:期刊論文 | | 關鍵字:The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock

[第一頁][上頁]1[次頁][最末頁]目前在第 1 頁 / 共有 01 筆查詢結果
序號 學年期 教師動態
1 87/2 電機系 江正雄 教授 期刊論文 發佈 The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock , [87-2] :The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock期刊論文The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock江正雄; Chiang, Jen-shiun; Chen, Kuang-yuan淡江大學電機工程學系New York: Institute of Electrical and Electronics Engineers (IEEE)IEEE Transactions on Circuits and Systems Part 2: Analog and Digital Signal Processing 46(7), pp.945-950The cores of the all-digital phase-locked loop (ADPLL) are the switch-tuning digital control oscillator (DCO) and the architecture. In this brief, we propose a DCO with reduced hardware cost, and architecture with characteristics of fast frequency locking, full digitization, easy design and implementation, and good stability. It is suitable to be used as the clock generator for high-performance microprocessors. The prototype of a 3.3-V ADPLL chip has been designed by TSMC’s 0.6-m SPDM CMOS process. The simulation shows that this ADPLL can operate in the range between 60 and 400 MHz, and at
[第一頁][上頁]1[次頁][最末頁]目前在第 1 頁 / 共有 01 筆查詢結果