期刊論文
| 學年 | 96 |
|---|---|
| 學期 | 2 |
| 出版（發表）日期 | 2008-06-01 |
| 作品名稱 | The Hardware Design for a Genetic Algorithm Accelerator for Packet Scheduling Problems |
| 作品名稱（其他語言） | |
| 著者 | 李揚漢; Lee, Yang-han; 詹益光; Jan, Yih-guang; 曾憲威; Tseng, Hsien-wei; 周允仕; Chou, Yun-hsih; Chuang, Ming-hsueh; Sheu, Shiann-tsong; 莊岳儒; Chuang, Yue-ru; Shen, Jei-jung; Fan, Chun-chieh |
| 單位 | 淡江大學電機工程學系 |
| 出版者 | 臺北縣：淡江大學 |
| 著錄名稱、卷期、頁數 | 淡江理工學刊=Tamkang journal of science and engineering 11(2)，頁165-174 |
| 摘要 | In the basic genetic algorithm and its variations, they usually process the calculations in a sequential way so that the waiting time for every generation member awaited to be processed increases dramatically when the generation evolution continues. Consequently the algorithm converging rate becomes a serious problem when we try to apply the genetic algorithm in real time system operations such as in the packet scheduling and channels assignment in the fiber optic networks.We first propose in this paper a genetic algorithm accelerator which has the capability not only to accelerate the algorithm convergent rate but also to have its solution to reach the problem's optimum solution. Then we develop hardware blocks such as the blocks of Base Generator, Operation Selector, Delta Calculator, Duplicate Priority Encoder, Abort Priority Encoder and Next Generator, etc. to realize this proposed generic algorithm accelerator. Due to these hardware blocks realizations it will enhance the speed of the algorithm converging rate and make certain its convergent solution reaches the problem's optimum solution. |
| 關鍵字 | |
| 語言 | en |
| ISSN | 1560-6686 |
| 期刊性質 | 國內 |
| 收錄於 | EI |
| 產學合作 | |
| 通訊作者 | |
| 審稿制度 | 否 |
| 國別 | TWN |
| 公開徵稿 | |
| 出版型式 | ,電子版 |
| 相關連結 |
機構典藏連結 ( http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/52830 ) |