會議論文
| 學年 | 95 |
|---|---|
| 學期 | 2 |
| 發表日期 | 2007-04-25 |
| 作品名稱 | A 30Phase 500MHz PLL for 3X Over-Sampling Clock Data Recovery |
| 作品名稱（其他語言） | |
| 著者 | Cheng, Kuo-Hsing; Chen, Chao-An; Yang, Wei-Bin; Cho, Feng-Hsin |
| 作品所屬單位 | 淡江大學電機工程學系 |
| 出版者 | 工業技術研究院（ITRI); IEEE |
| 會議名稱 | 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT 2007) |
| 會議地點 | Hsinchu, Taiwan |
| 摘要 | In this paper, we present architecture of phase-locked loop (PLL) for clock and data recovery (CDR) for high-speed serial links. The conventional over-sampling architecture uses two timing modules. One is used to track reference clock, the other is to generate multiphase to sample high speed serial-in data. The architecture improves drawback of the conventional CDR by using Blender unit to make high resolution delay phase and PLL will track this phase. Additionally, this work achieves to save power and chip area and the stability of system can be improved, because of combining the two timing modules to one. This work is fabricated by TSMC 0.13um 1p8m 1.2v process. The PLL is operates at 500MHz and CDR circuit can recovery 5Gb/s serial-in data. |
| 關鍵字 | |
| 語言 | en_US |
| 收錄於 | |
| 會議性質 | 國際 |
| 校內研討會地點 | |
| 研討會時間 | 20070425~20070427 |
| 通訊作者 | |
| 國別 | TWN |
| 公開徵稿 | Y |
| 出版型式 | 紙本 |
| 出處 | 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT 2007), pp.1~4 |
| 相關連結 |
機構典藏連結 ( http://tkuir.lib.tku.edu.tw:8080/dspace/handle/987654321/70217 ) |